Performance and reliability driven clock scheduling of sequential logic circuits.

Atsushi Takahashi, Yoji Kajitani

Browse the full ASPDAC paper archive.