A simultaneous placement and global routing algorithm with path length constraints for transport-processing FPGAs.

Nozomu Togawa, Masao Sato, Tatsuo Ohtsuki

Browse the full ASPDAC paper archive.