Process-variation robust and low-power zero-skew buffered clock-tree synthesis using projected scan-line sampling.

Jeng-Liang Tsai, Charlie Chung-Ping Chen

Browse the full ASPDAC paper archive.