Skip to content
cs-conference-ranking
.org
By subfield
By rank
Methodology
⌕
Search 971 venues
Home
/
ASPDAC
/
Paper
A full-synthesizable high-precision built-in delay time measurement circuit.
Ming-Chien Tsai
,
Ching-Hwa Cheng
Venue
B
ASPDAC
Year
2009
Proceedings
ASP-DAC
DBLP record
conf/aspdac/TsaiC09 ↗
Browse the full
ASPDAC paper archive
.