Power analysis and implementation of a low-power 300 MHz 8-b 8-b pipelined multiplier.

Jinn-Shyan Wang, Po-Hui Yang

Browse the full ASPDAC paper archive.