An enhanced iterative improvement method for evaluating the maximum number of simultaneous switching gates for combinational circuits.

Kai Zhang, Haruhiko Takase, Terumine Hayashi, Hidehiko Kita

Browse the full ASPDAC paper archive.