A Temporal Assertion Extension to Verilog.

Kai-Hui Chang, Wei-Ting Tu, Yi-Jong Yeh, Sy-Yen Kuo

Browse the full ATVA paper archive.