Compilation techniques for energy reduction in horizontally partitioned cache architectures.

Aviral Shrivastava, Ilya Issenin, Nikil D. Dutt

Browse the full CASES paper archive.