Modular Deductive Verification of Multiprocessor Hardware Designs.

Muralidaran Vijayaraghavan, Adam Chlipala, Arvind, Nirav Dave

Browse the full CAV paper archive.