Skip to content

Arvind

Publication record assembled from the DBLP archive of ranked conferences.

Papers indexed

74

Venues

33

Active years

1973–2026

Best venue rank

A*

Where they publish

Papers

74 indexed papers, newest first.

YearVenueTitleAuthors
2026HPCALeveraging ASIC AI Chips for Homomorphic Encryption.Jianming Tong, Tianhao Huang, Jingtian Dang, Leo de Castro, Anirudh Itagi, Anupam Golder, Asra Ali, Jeremy Kun, Jevin Jiang, Arvind, G. Edward Suh, Tushar Krishna
2026HRIThe Action-Engagement-Collaboration Triad: A Multimodal Analytical Framework for Human-Robot Collaboration.Arvind, Naval Kishore Mehta, Himanshu Kumar, Sumeet Saurav, Sanjay Singh
2025HRIA Multimodal Dataset for Enhancing Industrial Task Monitoring and Engagement Prediction.Naval Kishore Mehta, Arvind, Himanshu Kumar, Abeer Banerjee, Sumeet Saurav, Sanjay Singh
2024IECONPROACT: Anticipatory Action Modeling and Anomaly Prevention in Industrial Workflows.Naval Kishore Mehta, Arvind, Shyam Sunder Prasad, Sumeet Saurav, Sanjay Singh
2022CAVHemiola: A DSL and Verification Tools to Guide Design and Proof of Hierarchical Cache-Coherence Protocols.Joonwon Choi, Adam Chlipala, Arvind
2022OSDIEfficient and Scalable Graph Pattern Mining on GPUs.Xuhao Chen, Arvind
2021ASPLOSEffective simulation and debugging for a high-level hardware language using software compilers.Clment Pit-Claudel, Thomas Bourgeat, Stella Lau, Arvind, Adam Chlipala
2021ISCAFlexMiner: A Pattern-Aware Accelerator for Graph Pattern Mining.Xuhao Chen, Tianhao Huang, Shuotao Xu, Thomas Bourgeat, Chanwoo Chung, Arvind
2020MICROAQUOMAN: An Analytic-Query Offloading Machine.Shuotao Xu, Thomas Bourgeat, Tianhao Huang, Hojun Kim, Sungjin Lee, Arvind
2020PLDIThe essence of Bluespec: a core language for rule-based hardware design.Thomas Bourgeat, Clment Pit-Claudel, Adam Chlipala, Arvind
2020USENIXPinK: High-speed In-storage Key-value Store with Bounded Tails.Junsu Im, Jinwook Bae, Chanwoo Chung, Arvind, Sungjin Lee
2019ASPLOSLightStore: Software-defined Network-attached Key-value Drives.Chanwoo Chung, Jinhyung Koo, Junsu Im, Arvind, Sungjin Lee
2019MICROMI6: Secure Enclaves in a Speculative Out-of-Order Processor.Thomas Bourgeat, Ilia A. Lebedev, Andrew Wright, Sizhuo Zhang, Arvind, Srinivas Devadas
2018ISCAGraFBoost: Using Accelerated Flash Storage for External Graph Analytics.Sang Woo Jun, Andy Wright, Sizhuo Zhang, Shuotao Xu, Arvind
2018ISCAConstructing a Weak Memory Model.Sizhuo Zhang, Muralidaran Vijayaraghavan, Andrew Wright, Mehdi Alipour, Arvind
2018MICROComposable Building Blocks to Open up Processor Design.Sizhuo Zhang, Andrew Wright, Thomas Bourgeat, Arvind
2017FCCMTerabyte Sort on FPGA-Accelerated Flash Storage.Sang Woo Jun, Shuotao Xu, Arvind
2016DATEminFlash: A minimalistic clustered flash array.Ming Liu, Sang Woo Jun, Sungjin Lee, Jamey Hicks, Arvind
2016FASTApplication-Managed Flash.Sungjin Lee, Ming Liu, Sang Woo Jun, Shuotao Xu, Jihong Kim, Arvind
2015CAVModular Deductive Verification of Multiprocessor Hardware Designs.Muralidaran Vijayaraghavan, Adam Chlipala, Arvind, Nirav Dave
2015FPLA transport-layer network for distributed FPGA platforms.Sang Woo Jun, Ming Liu, Shuotao Xu, Arvind
2015ISCABlueDBM: an appliance for big data analytics.Sang Woo Jun, Ming Liu, Sungjin Lee, Jamey Hicks, John Ankcorn, Myron King, Shuotao Xu, Arvind
2015WCAEConstructive computer architecture.Arvind
2014FPGAScalable multi-access flash store for big data analytics.Sang Woo Jun, Ming Liu, Kermin Elliott Fleming, Arvind
2014FPLHigh-throughput implementation of a million-point sparse Fourier Transform.Abhinav Agarwal, Haitham Hassanieh, Omid Abari, Ezzeldin Hamed, Dina Katabi, Arvind
2014MEMOCODEA new synthesis procedure for atomic rules containing multi-cycle function blocks.Michal Karczmarek, Arvind, Muralidaran Vijayaraghavan
2013FPLGenerating infrastructure for FPGA-accelerated applications.Myron King, Asif Khan, Abhinav Agarwal, Oriol Arcas, Arvind
2013ICCADLeveraging rule-based designs for automatic power domain partitioning.Abhinav Agarwal, Arvind
2013ICFPBluespec and Haskell.Arvind
2013MEMOCODEModular compilation of guarded atomic actions.Muralidaran Vijayaraghavan, Nirav Dave, Arvind
2012ASPLOSAutomatic generation of hardware/software interfaces.Myron King, Nirav Dave, Arvind
2012FPGALeveraging latency-insensitivity to ease multiple FPGA design.Kermin Elliott Fleming, Michael Adler, Michael Pellauer, Angshuman Parashar, Arvind, Joel S. Emer
2012ISPASSFast and cycle-accurate modeling of a multicore processor.Asif Khan, Muralidaran Vijayaraghavan, Silas Boyd-Wickizer, Arvind
2012MEMOCODEA general technique for deterministic model-cycle-level debugging.Asif Khan, Muralidaran Vijayaraghavan, Arvind
2011CASESAutomatic generation of hardware/software interfaces.Arvind
2011ISPASSWiLIS: Architectural modeling of wireless systems.Kermin Elliott Fleming, Man Cheuk Ng, Samuel Gross, Arvind
2011MEMOCODEVerification of microarchitectural refinements in rule-based systems.Nirav Dave, Michael Katelman, Myron King, Arvind, Jos Meseguer
2010HPCAIs hardware innovation over?Arvind
2010MEMOCODEA design flow based on modular refinement.Nirav Dave, Man Cheuk Ng, Michael Pellauer, Arvind
2010PPoPPIs hardware innovation over?Arvind
2009MEMOCODEBounded Dataflow Networks and Latency-Insensitive circuits.Muralidaran Vijayaraghavan, Arvind
2008FMGetting Formal Verification into Design Flow.Arvind, Nirav Dave, Michael Katelman
2008FPGAA-Ports: an efficient abstraction for cycle-accurate performance models on FPGAs.Michael Pellauer, Muralidaran Vijayaraghavan, Michael Adler, Arvind, Joel S. Emer
2008ICCADSynthesis from multi-cycle atomic actions as a solution to the timing closure problem.Michal Karczmarek, Arvind
2008ISPASSQuick Performance Models Quickly: Closely-Coupled Partitioned Simulation on FPGAs.Michael Pellauer, Muralidaran Vijayaraghavan, Michael Adler, Arvind, Joel S. Emer
2008MEMOCODEHands-on Introduction to Bluespec System Verilog (BSV) (Abstract).Arvind, Rishiyur S. Nikhil
2008MEMOCODEH.264 Decoder: A Case Study in Multiple Design Points.Kermin Fleming, Chun-Chieh Lin, Nirav Dave, Arvind, Gopal Raghavan, Jamey Hicks
2007MEMOCODEScheduling as Rule Composition.Nirav Dave, Arvind, Michael Pellauer
2007MEMOCODEFrom WiFi to WiMAX: Techniques for High-Level IP Reuse across Different OFDM Protocols.Man Cheuk Ng, Muralidaran Vijayaraghavan, Nirav Dave, Arvind, Gopal Raghavan, Jamey Hicks
2006ISCAMemory Model = Instruction Reordering + Store Atomicity.Arvind, Jan-Willem Maessen
2006MEMOCODE802.11a transmitter: a case study in microarchitectural exploration.Nirav Dave, Michael Pellauer, S. Gerding, Arvind
2006VLSIDUNUM: A Tinker-Toy Approach to Building Multicore PowerPC Microarchitectures.Arvind
2005MEMOCODEAutomatic synthesis of cache-coherence protocol processors using Bluespec.Nirav Dave, Man Cheuk Ng, Arvind
2004DACModular scheduling of guarded atomic actions.Daniel L. Rosenband, Arvind
2004HiPCRethinking Computer Architecture Research.Arvind
2004ICCADHigh-level synthesis: an essential ingredient for designing complex ASICs.Arvind, Rishiyur S. Nikhil, Daniel L. Rosenband, Nirav Dave
2004INFOCOMRate Guarantees and Overload Protection in Input-Queued Switches.Hari Balakrishnan, Srinivas Devadas, Douglas Ehlert, Arvind
2003MEMOCODEBluespec: A language for hardware design, simulation, synthesis and verification Invited Talk.Arvind
2001FMProofs of Correctness of Cache-Coherence Protocols.Joseph E. Stoy, Xiaowei Shen, Arvind
2000ICCADSynthesis of Operation-Centric Hardware Descriptions.James C. Hoe, Arvind
2000OOPSLAImproving the Java memory model using CRF.Jan-Willem Maessen, Arvind, Xiaowei Shen
1999ISCACommit-Reconcile & Fences (CRF): A New Memory Model for Architects and Compiler Writers.Xiaowei Shen, Arvind, Larry Rudolph
1999ICSCACHET: an adaptive cache coherence protocol for distributed shared-memory systems.Xiaowei Shen, Arvind, Larry Rudolph
1998HiPCMessage passing support on StarT-Voyager.Boon Seong Ang, Derek Chiou, Larry Rudolph, Arvind
1998SCStarT-Voyager: A Flexible Platform for Exploring Scalable SMP Issues.Boon Seong Ang, Derek Chiou, Daniel L. Rosenband, Mike Ehrlich, Larry Rudolph, Arvind
1995EuroParSTART-NG: Delivering Seamless Parallel Computing.Derek Chiou, Boon Seong Ang, Robert Greiner, Arvind, James C. Hoe, Michael J. Beckerle, James E. Hicks, G. Andrew Boughton
1992ISCA*T: A Multithreaded Massively Parallel Architecture.Rishiyur S. Nikhil, Gregory M. Papadopoulos, Arvind
1991PEPMA Syntactic Approach to Program Transformations.Zena M. Ariola, Arvind
1988ISCAResource Requirements of Dataflow Programs.David E. Culler, Arvind
1987ICSFuture Scientific Programming on Parallel Machines.Arvind, Kattamuri Ekanadham
1983ISCAA Critique of Multiprocessing von Neumann StyleArvind, Robert A. Iannucci
1981ISCAData Flow Languages and Architecture.Arvind
1977SOSPIndeterminancy, Monitors, and Dataflow.Arvind, Kim P. Gostelow, Wil Plouffe
1973SOSPOn Reference String Generation Processes.Arvind, Richard Y. Kain, Eitan Sadeh