Synthesis of intermediate memories for the data supply to processor arrays.
Mirjam Schnfeld, Markus Schwiegershausen, Peter Pirsch
VenueACCC
Year1991
ProceedingsAlgorithms and Parallel VLSI Architectures
DBLP recordconf/ccc/MSchonfeldSP91 ↗
Browse the full CCC paper archive.