Skip to content

Evaluation of Latch-based Physical Random Number Generator Implementation on 40 nm ASICs.

Naoya Torii, Dai Yamamoto, Tsutomu Matsumoto

VenueA*CCS
Year2016
ProceedingsTrustED@CCS

Browse the full CCS paper archive.