Throughput vs. Area Trade-offs in High-Speed Architectures of Five Round 3 SHA-3 Candidates Implemented Using Xilinx and Altera FPGAs.

Ekawat Homsirikamol, Marcin Rogawski, Kris Gaj

Browse the full CHES paper archive.