DPA Leakage Models for CMOS Logic Circuits.

Daisuke Suzuki, Minoru Saeki, Tetsuya Ichikawa

Browse the full CHES paper archive.