Hierarchical top-down layout design method for VLSI chip.

Tohru Adachi, Hitoshi Kitazawa, Mitsuyoshi Nagatani, Tsuneta Sudo

Browse the full DAC paper archive.