Skip to content

The Role of Timing Verification in Layout Synthesis.

Jacques Benkoski, Andrzej J. Strojwas

VenueA*DAC
Year1991
ProceedingsDAC

Browse the full DAC paper archive.