Modeling Simultaneous Switching Noise-Induced Jitter for System-on-Chip Phase-Locked Loops.

Henry H. Y. Chan, Zeljko Zilic

Browse the full DAC paper archive.