Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization.

Wenji Fang, Shang Liu, Hongce Zhang, Zhiyao Xie

Browse the full DAC paper archive.