Power minimization derived from architectural-usage of VLIW processors.

Catherine H. Gebotys, Robert J. Gebotys, S. Wiratunga

Browse the full DAC paper archive.