Designing heterogeneous ECU networks via compact architecture encoding and hybrid timing analysis.

Michael Gla, Martin Lukasiewycz, Jrgen Teich, Unmesh D. Bordoloi, Samarjit Chakraborty

Browse the full DAC paper archive.