CLIP: An Optimizing Layout Generator for Two-Dimensional CMOS Cells.

Avaneendra Gupta, John P. Hayes

Browse the full DAC paper archive.