Skip to content

Statistical Delay Modeling in Logic Design and Synthesis.

Horng-Fei Jyu, Sharad Malik

VenueA*DAC
Year1994
ProceedingsDAC

Browse the full DAC paper archive.