Simulation-free estimation of speed degradation in NMOS self-testing circuits for CAD applications.

Andrzej Krasniewski, Alexander Albicki

Browse the full DAC paper archive.