A Clock Skewing Strategy to Reduce Power and Area of ASIC Circuits.

Niranjan Kulkarni, Aykut Dengi, Sarma B. K. Vrudhula

Browse the full DAC paper archive.