Skip to content
cs-conference-ranking
.org
By subfield
By rank
Methodology
⌕
Search 971 venues
Home
/
DAC
/
Paper
Automated transistor sizing for FPGA architecture exploration.
Ian Kuon
,
Jonathan Rose
Venue
A*
DAC
Year
2008
Proceedings
DAC
DBLP record
conf/dac/KuonR08 ↗
Browse the full
DAC paper archive
.