An IC manufacturing yield model considering intra-die variations.

Jianfeng Luo, Subarna Sinha, Qing Su, Jamil Kawa, Charles C. Chiang

Browse the full DAC paper archive.