A methodology for modeling the effects of systematic within-die interconnect and device variation on circuit performance.

Vikas Mehrotra, Shiou Lin Sam, Duane S. Boning, Anantha P. Chandrakasan, Rakesh Vallishayee, Sani R. Nassif

Browse the full DAC paper archive.