Skip to content

Sani R. Nassif

Publication record assembled from the DBLP archive of ranked conferences.

Papers indexed

87

Venues

13

Active years

1986–2026

Best venue rank

A*

Where they publish

Papers

87 indexed papers, newest first.

YearVenueTitleAuthors
2026VTSSHOUT - Silent Data Corruption Hunting and Observation Using Transformers.Seyedeh Maryam Ghasemi, Shanmukha Mangadahalli Siddaramu, Tara Gheshlaghi, Sani R. Nassif, Mehdi B. Tahoori
2025ETSAnalysis and Mitigation of Radiation Effects in SRAM-based Register Files.Zhe Zhang, Surendra Hemaram, Mahta Mayahinia, Christian Weis, Norbert Wehn, Mehdi B. Tahoori, Sani R. Nassif, Grigor Tshagharyan, Gurgen Harutyunyan, Yervant Zorian
2025ISCASGDS2SEM: Diffusion-based Layout-to-SEM Post-Fabrication Emulation for IC Validation.Walaa Amer, Sani R. Nassif, Fadi J. Kurdahi
2025ISCASEnabling Machine Learning for Power Modeling via Artificial Netlist Generation.Philipp Fengler, Junpeng Chen, Sani R. Nassif, Ulf Schlichtmann
2025ISCASMachine Learning for Improving Timing Accuracy.Mohamed Amine Riahi, Sani R. Nassif, Norbert Wehn
2024ASPDACTiming Analysis beyond Complementary CMOS Logic Styles.Jan Lappas, Mohamed Amine Riahi, Christian Weis, Norbert Wehn, Sani R. Nassif
2024DATEAnalog Printed Spiking Neuromorphic Circuit.Priyanjana Pal, Haibin Zhao, Maha Shatta, Michael Hefenbrock, Sina Bakhtavari Mamaghani, Sani R. Nassif, Michael Beigl, Mehdi B. Tahoori
2024IOLTSDo Radiation and Aging Impact DVFS? TCAD-based Analysis on 22 nm FDSOI Latches.Zhe Zhang, Christian Weis, Norbert Wehn, Mehdi B. Tahoori, Sani R. Nassif
2024ITCTesting for aging in advanced SRAM: From front end of the line transistors to back end of the line interconnects.Zhe Zhang, Mahta Mayahinia, Christian Weis, Norbert Wehn, Mehdi B. Tahoori, Sani R. Nassif, Grigor Tshagharyan, Gurgen Harutyunyan, Yervant Zorian
2024VTSAddressing the Combined Effect of Transistor and Interconnect Aging in SRAM towards Silicon Lifecycle Management.Zhe Zhang, Mahta Mayahinia, Christian Weis, Norbert Wehn, Mehdi B. Tahoori, Sani R. Nassif, Grigor Tshagharyan, Gurgen Harutyunyan, Yervant Zorian
2019DATESRAM Design Exploration with Integrated Application-Aware Aging Analysis.Alexandra Listl, Daniel Mueller-Gritschneder, Ulf Schlichtmann, Sani R. Nassif
2014ASPDACApplying VLSI EDA to energy distribution system design.Sani R. Nassif, Gi-Joon Nam, Jerry Hayes, Sani Fakhouri
2014DACRadiation-Induced Soft Error Analysis of SRAMs in SOI FinFET Technology: A Device to Circuit Approach.Saman Kiamehr, Thomas H. Osiecki, Mehdi Baradaran Tahoori, Sani R. Nassif
2014DATEConnecting different worlds - Technology abstraction for reliability-aware design and Test.Ulf Schlichtmann, Veit Kleeberger, Jacob A. Abraham, Adrian Evans, Christina Gimmler-Dumont, Michael Gla, Andreas Herkersdorf, Sani R. Nassif, Norbert Wehn
2014ICCADSmart grid load balancing techniques via simultaneous switch/tie-line/wire configurations.Iris Hui-Ru Jiang, Gi-Joon Nam, Hua-Yu Chang, Sani R. Nassif, Jerry Hayes
2013DACReliable on-chip systems in the nano-era: lessons learnt and future trends.Jrg Henkel, Lars Bauer, Nikil D. Dutt, Puneet Gupta, Sani R. Nassif, Muhammad Shafique, Mehdi Baradaran Tahoori, Norbert Wehn
2013DATEIncorporating the impacts of workload-dependent runtime variations into timing analysis.Farshad Firouzi, Saman Kiamehr, Mehdi Baradaran Tahoori, Sani R. Nassif
2013ETSExtracting device-parameter variations using a single sensitivity-configurable ring oscillator.Yuma Higuchi, Kenichi Shinkai, Masanori Hashimoto, Rahul M. Rao, Sani R. Nassif
2013ICCADICCAD-2013 CAD contest in mask optimization and benchmark suite.Shayak Banerjee, Zhuo Li, Sani R. Nassif
2013ICCSHardware Acceleration of an Efficient and Accurate Proton Therapy Monte Carlo.Thomas H. Osiecki, Min-Yu Tsai, Anne E. Gattiker, Damir A. Jamsek, Sani R. Nassif, William Evan Speight, Cliff C. N. Sze
2013ISCASSRAM device and cell co-design considerations in a 14nm SOI FinFET technology.Binjie Cheng, Xingsheng Wang, Andrew R. Brown, Jente B. Kuang, Dave Reid, Campbell Millar, Sani R. Nassif, Asen Asenov
2012ASPDACRobust and resilient designs from the bottom-up: Technology, CAD, circuit, and system issues.Vijay Janapa Reddi, David Z. Pan, Sani R. Nassif, Keith A. Bowman
2012DACYield estimation via multi-cones.Rouwaida Kanj, Rajiv V. Joshi, Zhuo Li, Jerry Hayes, Sani R. Nassif
2012ICCAD2012 TAU power grid simulation contest: Benchmark suite and results.Zhuo Li, Raju Balasubramanian, Frank Liu, Sani R. Nassif
2012VTSAn oscillation-based test structure for timing information extraction.Eun Jung Jang, Anne Gattiker, Sani R. Nassif, Jacob A. Abraham
2011ICCADA framework for double patterning-enabled design.Rani S. Ghaida, Kanak B. Agarwal, Sani R. Nassif, Xin Yuan, Lars Liebmann, Puneet Gupta
2011ICCADAccelerated statistical simulation via on-demand Hermite spline interpolations.Rouwaida Kanj, Tong Li, Rajiv V. Joshi, Kanak Agarwal, Ali Sadigh, David Winston, Sani R. Nassif
2011ICCAD2011 TAU power grid simulation contest: Benchmark suite and results.Zhuo Li, Raju Balasubramanian, Frank Liu, Sani R. Nassif
2011ISCASUltra-low power current-based PUF.Mehrdad Majzoobi, Golsa Ghiaasi, Farinaz Koushanfar, Sani R. Nassif
2011VTSEfficient and product-representative timing model validation.Eun Jung Jang, Anne E. Gattiker, Sani R. Nassif, Jacob A. Abraham
2010DATEA methodology for propagating design tolerances to shape tolerances for use in manufacturing.Shayak Banerjee, Kanak B. Agarwal, Chin Ngai Sze, Sani R. Nassif, Michael Orshansky
2010DATEA resilience roadmap.Sani R. Nassif, Nikil Mehta, Yu Cao
2010ICCADTemplate-mask design methodology for double patterning technology.Chin-Hsiung Hsu, Yao-Wen Chang, Sani R. Nassif
2010ISLPEDStatistical leakage modeling for accurate yield analysis: the CDF matching method and its alternatives.Rouwaida Kanj, Rajiv V. Joshi, Sani R. Nassif
2009DATEAnalyzing the impact of process variations on parametric measurements: Novel models and applications.Sherief Reda, Sani R. Nassif
2009ICCADYield estimation of SRAM circuits using "Virtual SRAM Fab".Aditya Bansal, Rama N. Singh, Rouwaida Kanj, Saibal Mukhopadhyay, Jin-Fuw Lee, Emrah Acar, Amith Singhee, Keunwoo Kim, Ching-Te Chuang, Sani R. Nassif, Fook-Luen Heng, Koushik K. Das
2009ICCADSimultaneous layout migration and decomposition for double patterning technology.Chin-Hsiung Hsu, Yao-Wen Chang, Sani R. Nassif
2009ICCADAn elegant hardware-corroborated statistical repair and test methodology for conquering aging effects.Rouwaida Kanj, Rajiv V. Joshi, Chad Adams, James D. Warnock, Sani R. Nassif
2008ASPDACTechnology modeling and characterization beyond the 45nm node.Sani R. Nassif
2008ASPDACPower grid analysis benchmarks.Sani R. Nassif
2008ASPDACAnalytical model for the impact of multiple input switching noise on timing.Rajeshwary Tayade, Sani R. Nassif, Jacob A. Abraham
2008DACStatistical modeling and simulation of threshold variation under dopant fluctuations and line-edge roughness.Yun Ye, Frank Liu, Sani R. Nassif, Yu Cao
2008DATEDesign Variability: Challenges and Solutions at Microarchitecture-Architecture Level.Diana Marculescu, Sani R. Nassif
2008ICCADMAPS: multi-algorithm parallel circuit simulation.Xiaoji Ye, Wei Dong, Peng Li, Sani R. Nassif
2008ISLPEDSRAM methodology for yield and power efficiency: per-element selectable supplies and memory reconfiguration schemes.Rouwaida Kanj, Rajiv V. Joshi, Zhuo Li, Jente B. Kuang, Hung C. Ngo, Nancy Ying Zhou, Weiping Shi, Sani R. Nassif
2008VLSIDCross-Layer Approaches to Designing Reliable Systems Using Unreliable Chips.Fadi J. Kurdahi, Nikil D. Dutt, Ahmed M. Eltawil, Sani R. Nassif
2007DACCharacterizing Process Variation in Nanometer CMOS.Kanak Agarwal, Sani R. Nassif
2007DACAccurate Waveform Modeling using Singular Value Decomposition with Applications to Timing Analysis.Anand Ramalingam, Ashish Kumar Singh, Sani R. Nassif, Michael Orshansky, David Z. Pan
2007DACModeling and Analysis of Non-Rectangular Gate for Post-Lithography Circuit Simulation.Ritu Singhal, Asha Balijepalli, Anupama R. Subramaniam, Frank Liu, Sani R. Nassif, Yu Cao
2006DACStatistical analysis of SRAM cell stability.Kanak Agarwal, Sani R. Nassif
2006DACMixture importance sampling and its application to the analysis of SRAM designs in the presence of rare failure events.Rouwaida Kanj, Rajiv V. Joshi, Sani R. Nassif
2006DACVariation-aware analysis: savior of the nanometer era?Sani R. Nassif, Vijay Pitchumani, Norma Rodriguez, Dennis Sylvester, Clive Bittlestone, Riko Radojcic
2006ICCADAn accurate sparse matrix based framework for statistical static timing analysis.Anand Ramalingam, Gi-Joon Nam, Ashish Kumar Singh, Michael Orshansky, Sani R. Nassif, David Z. Pan
2006ICCADAnalytical modeling of SRAM dynamic stability.Bin Zhang, Ari Arapostathis, Sani R. Nassif, Michael Orshansky
2006ISCASCharacterization of total chip leakage using inverse (reciprocal) gamma distribution.Emrah Acar, Kanak Agarwal, Sani R. Nassif
2006ISCASMethods for estimating decoupling capacitance of nonswitching circuit blocks.Sani R. Nassif, Kanak Agarwal, Emrah Acar
2006ISLPEDModel to hardware matching: for nano-meter scale technologies.Sani R. Nassif
2005DACThe Titanic: what went wrong!Sani R. Nassif, Paul S. Zuchowski, Claude Moughanni, Mohamed Moosa, Stephen D. Posluszny, Ward Vercruysse
2005DATEModeling Interconnect Variability Using Efficient Parametric Model Order Reduction.Peng Li, Frank Liu, Xin Li, Lawrence T. Pileggi, Sani R. Nassif
2005ICCDBenefits and Costs of Power-Gating Technique.Hailin Jiang, Malgorzata Marek-Sadowska, Sani R. Nassif
2005ISCASPower-aware global signaling strategies.Rahul M. Rao, Kanak Agarwal, Dennis Sylvester, Himanshu Kaul, Richard B. Brown, Sani R. Nassif
2005ITCTesting and debugging delay faults in dynamic circuits.Ramyanshu Datta, Sani R. Nassif, Robert K. Montoye, Jacob A. Abraham
2005VLSIDPower Variability and Its Impact on Design.Anirudh Devgan, Sani R. Nassif
2004DACVariational delay metrics for interconnect timing analysis.Kanak Agarwal, Dennis Sylvester, David T. Blaauw, Frank Liu, Sani R. Nassif, Sarma B. K. Vrudhula
2004ICCADThe care and feeding of your statistical static timer.Sani R. Nassif, Duane S. Boning, Nagib Hakim
2004ICCADA chip-level electrostatic discharge simulation strategy.Haifeng Qian, Joseph N. Kozhaya, Sani R. Nassif, Sachin S. Sapatnekar
2004ISLPEDThe impact of variability on power.Sani R. Nassif
2004ISLPEDApproaches to run-time and standby mode leakage reduction in global buses.Rahul M. Rao, Kanak Agarwal, Dennis Sylvester, Richard B. Brown, Kevin J. Nowka, Sani R. Nassif
2003ASPDACPredicting short circuit power from timing models.Emrah Acar, Ravishankar Arunachalam, Sani R. Nassif
2003DACRandom walks in a supply network.Haifeng Qian, Sani R. Nassif, Sachin S. Sapatnekar
2003DACPower grid reduction based on algebraic multigrid principles.Haihua Su, Emrah Acar, Sani R. Nassif
2003ISLPEDLeakage and leakage sensitivity computation for combinational circuits.Emrah Acar, Anirudh Devgan, Rahul M. Rao, Ying Liu, Haihua Su, Sani R. Nassif, Jeffrey L. Burns
2003ISLPEDFull chip leakage estimation considering power supply and temperature variations.Haihua Su, Frank Liu, Anirudh Devgan, Emrah Acar, Sani R. Nassif
2002DACCongestion-driven codesign of power and signal networks.Haihua Su, Jiang Hu, Sachin S. Sapatnekar, Sani R. Nassif
2002DATEA Linear-Centric Simulation Framework for Parametric Fluctuations.Emrah Acar, Sani R. Nassif, Lawrence T. Pileggi
2002ISCASStatic timing analysis based circuit-limited-yield estimation.Anne E. Gattiker, Sani R. Nassif, Rashmi Dinakar, Chris Long
2001ASPDACModeling and forecasting of manufacturing variations (embedded tutorial).Sani R. Nassif
2001ASPDACBeyond the red brick wall (panel): challenges and solutions in 50nm physical design.Hidetoshi Onodera, Andrew B. Kahng, Wayne Wei-Ming Dai, Sani R. Nassif, Juho Kim, Akira Tanabe, Toshihiro Hattori
2001ICCADMultigrid-Like Technique for Power Grid Analysis.Joseph N. Kozhaya, Sani R. Nassif, Farid N. Najm
2000DACImpact of interconnect variations on the clock skew of a gigahertz microprocessor.Ying Liu, Sani R. Nassif, Lawrence T. Pileggi, Andrzej J. Strojwas
2000DACA methodology for modeling the effects of systematic within-die interconnect and device variation on circuit performance.Vikas Mehrotra, Shiou Lin Sam, Duane S. Boning, Anantha P. Chandrakasan, Rakesh Vallishayee, Sani R. Nassif
2000DACWhen bad things happen to good chips (panel session).N. S. Nagaraj, Andrzej J. Strojwas, Sani R. Nassif, Ray Hokinson, Tak Young, Wonjae L. Kang, David Overhauser, Sung-Mo Kang
2000DACFast power grid simulation.Sani R. Nassif, Joseph N. Kozhaya
2000DATEDesigning Closer to the Edge.Sani R. Nassif
2000ISCASMulti-grid methods for power grid simulation.Sani R. Nassif, Joseph N. Kozhaya
1999ICCADSOI technology and tools (abstract).Sani R. Nassif, Tuyen V. Nguyen
1986DACCINNAMON: coupled integration and nodal analysis of MOS networks.Lus M. Vidigal, Sani R. Nassif, Stephen W. Director