Logic soft errors in sub-65nm technologies design and CAD challenges.

Subhasish Mitra, Tanay Karnik, Norbert Seifert, Ming Zhang

Browse the full DAC paper archive.