Model checking based analysis of end-to-end latency in embedded, real-time systems with clock drifts.

Swarup Mohalik, A. C. Rajeev, Manoj G. Dixit, S. Ramesh, P. Vijay Suman, Paritosh K. Pandya, Shengbing Jiang

Browse the full DAC paper archive.