Petri net modeling of gate and interconnect delays for power estimation.

Ashok K. Murugavel, N. Ranganathan

Browse the full DAC paper archive.