Skip to content

A method for correcting the functionality of a wire-pipelined circuit.

Vidyasagar Nookala, Sachin S. Sapatnekar

VenueA*DAC
Year2004
ProceedingsDAC

Browse the full DAC paper archive.