Skip to content

An Efficient Delay Test Generation System for Combinational Logic Circuits.

Eun Sei Park, M. Ray Mercer

VenueA*DAC
Year1990
ProceedingsDAC

Browse the full DAC paper archive.