Transistor level gate modeling for accurate and fast timing, noise, and power analysis.

Shiva Raja, F. Varadi, Murat R. Becer, Joao Geada

Browse the full DAC paper archive.