Robust chip-level clock tree synthesis for SOC designs.

Anand Rajaram, David Z. Pan

Browse the full DAC paper archive.