Skip to content

Efficient SAT-based Boolean matching for FPGA technology mapping.

Sean Safarpour, Andreas G. Veneris, Gregg Baeckler, Richard Yuan

VenueA*DAC
Year2006
ProceedingsDAC

Browse the full DAC paper archive.