Skip to content

Exploring sub-20nm FinFET design with predictive technology models.

Saurabh Sinha, Greg Yeric, Vikas Chandra, Brian Cline, Yu Cao

VenueA*DAC
Year2012
ProceedingsDAC

Browse the full DAC paper archive.