Power minimization using simultaneous gate sizing, dual-Vdd and dual-Vth assignment.

Ashish Srivastava, Dennis Sylvester, David T. Blaauw

Browse the full DAC paper archive.