An integrated computer aided design system for gate array masterslices: Part 1. Logic reorganization system LORES-2.

Chiyoji Tanaka, Shinichi Murai, Shunichiro Nakamura, Takuji Ogihara, Masayuki Terai, Kozo Kinoshita

Browse the full DAC paper archive.