SEM-latch: a lost-cost and high-performance latch design for mitigating soft errors in nanoscale CMOS process.

Zhong-Li Tang, Chia-Wei Liang, Ming-Hsien Hsiao, Charles H.-P. Wen

Browse the full DAC paper archive.