Skip to content

Charles H.-P. Wen

Publication record assembled from the DBLP archive of ranked conferences.

Papers indexed

41

Venues

15

Active years

2005–2026

Best venue rank

A*

Where they publish

Papers

41 indexed papers, newest first.

YearVenueTitleAuthors
2026ASPDACSOFA-H: Post-Synthesis Area Optimization via Functionally Encoded, Net-Driven Subgraph Mining and SAT-Based Hypercell Remapping.Jimmy Y.-C. Lee, Yen-Ju Su, Jiun-Cheng Tsai, Aaron C.-W. Liang, Charles H.-P. Wen, Hsuan-Ming Huang
2025ASPDACResCap: Fast-yet-Accurate Capacitance Extraction for Standard Cell Design by Physics-Guided Machine Learning.Jiun-Cheng Tsai, Hsuan-Ming Huang, Wei-Min Hsu, Pei-Ting Lee, Jen-Hang Yang, Heng-Liang Huang, Yen-Ju Su, Charles H.-P. Wen
2025ICCADCoP&R: Co-Optimizing Place-and-Route for Standard Cell Layout via MCTS and AllSAT.Yen-Ju Su, Jiun-Cheng Tsai, Hsuan-Ming Huang, Aaron C.-W. Liang, Han-Ya Tsai, Wei-Min Hsu, Jen-Hang Yang, Charles H.-P. Wen
2025ICCADMuSTNet: SAT-based Exact Multi-Stage Transistor Network Synthesis with Placement Awareness.Jiun-Cheng Tsai, Wei-Min Hsu, Kuei-Lin Wu, Hsuan-Ming Huang, Jen-Hang Yang, Heng-Liang Huang, Yen-Ju Su, Charles H.-P. Wen
2025ITCEnhancing Timing Predictability in Automotive Electronics: Addressing Aging and Temperature Distributions.Jeffery Y.-C. Chen, Jason W.-Y. Cheng, Aaron C.-W. Liang, Charles H.-P. Wen, Gung-Yu Pan, Hen-Ming Lin
2025VTSDesigning Radiation-Hardened D Flip-Flop with Reduced Latency and Area Using Filtering Buffer.Nelson M.-C. Wu, Lowry P.-T. Wang, Chia-Wei Liang, Charles H.-P. Wen, Herming Chiueh
2024ICCADMAXCell: PPA-Directed Multi-Height Cell Layout Routing Optimization using Anytime MaXSAT with Constraint Learning.Jiun-Cheng Tsai, Wei-Min Hsu, Yun-Ting Hsieh, Yu-Ju Li, Wei Huang, C. N. Ho, Hsuan-Ming Huang, Jen-Hang Yang, Heng-Liang Huang, Aaron C.-W. Liang, Charles H.-P. Wen
2024ITCLESER-2: Detailed Consideration in Latch Design under Process Migration for Prevention of Single-Event Double-Node Upsets.Alan S.-M. Liu, Lowry P.-T. Wang, Charles H.-P. Wen, Herming Chiueh
2024VTSTemperature-Insensitive Soft-Error-Tolerant Flip-Flop Design For Automotive Electronics.Ralf E.-H. Yee, Nicholas Y.-J. Su, Lowry P.-T. Wang, Charles H.-P. Wen, Herming Chiueh
2023ITCPreventing Single-Event Double-Node Upsets by Engineering Change Order in Latch Designs.Sam M.-H. Hsiao, Amy H.-Y. Tsai, Lowry P.-T. Wang, Aaron C.-W. Liang, Charles H.-P. Wen, Herming Chiueh
2022DACSEM-latch: a lost-cost and high-performance latch design for mitigating soft errors in nanoscale CMOS process.Zhong-Li Tang, Chia-Wei Liang, Ming-Hsien Hsiao, Charles H.-P. Wen
2022ITCExistence of Single-Event Double-Node Upsets (SEDU) in Radiation-Hardened Latches for Sub-65nm CMOS Technologies.Sam M.-H. Hsiao, Lowry P.-T. Wang, Aaron C.-W. Liang, Charles H.-P. Wen
2022NOMSEnabling Malware Detection with Machine Learning on Programmable Switch.Hsin-Fu Chang, Michael I.-C. Wang, Chi-Hsiang Hung, Charles H.-P. Wen
2022NOMSP4SF: A High-Performance Stateful Firewall on Commodity P4-Programmable Switch.Linyih Teng, Chi-Hsiang Hung, Charles H.-P. Wen
2021DATEGenerating Layouts of Standard Cells by Implicit Learning on Design Rules for Advanced Processes.Aaron C.-W. Liang, Hsuan-Ming Huang, Charles H.-P. Wen
2020INFOCOMSAFCast: Smart Inter-Datacenter Multicast Transfer with Deadline Guarantee by Store-And-Forwarding.Hsueh-Hong Kang, Chi-Hsiang Hung, Charles H.-P. Wen
2019ITCFAE: Autoencoder-Based Failure Binning of RTL Designs for Verification and Debugging.Cheng-Hsien Shen, Aaron C.-W. Liang, Charles C.-H. Hsu, Charles H.-P. Wen
2018IWQoSImproving Quality of Experience of Service-Chain Deployment for Multiple Users.I-Chih Wang, Charles H.-P. Wen, H. Jonathan Chao
2017GLOBECOMFASIC: A Fast-Recovery, Adaptively Spanning In-Band Control Plane in Software-Defined Network.Yu-Lun Su, I-Chih Wang, Yao-Tsung Hsu, Charles H.-P. Wen
2017ICCADAccelerating functional timing analysis with encoding duplication removal and redundant state propagation.Denny C.-Y. Wu, Pin-Ru Jhao, Charles H.-P. Wen
2016ASPDACSpeed binning with high-quality structural patterns from functional timing analysis (FTA).Louis Y.-Z. Lin, Charles H.-P. Wen
2016DATEFast-yet-accurate variation-aware current and voltage modelling of radiation-induced transient fault.Hsuan-Ming Huang, Yuwen Lin, Charles H.-P. Wen
2015DACTA-FTA: transition-aware functional timing analysis with a four-valued encoding.Jasper C. C. Chang, Ryan H.-M. Huang, Louis Y.-Z. Lin, Charles H.-P. Wen
2015DATEAn online thermal-constrained task scheduler for 3D multi-core processors.Chien-Hui Liao, Charles H.-P. Wen, Krishnendu Chakrabarty
2014ASPDACSuppressing test inflation in shared-memory parallel Automatic Test Pattern Generation.Jerry C. Y. Ku, Ryan H.-M. Huang, Louis Y.-Z. Lin, Charles H.-P. Wen
2014DACAdvanced Soft-Error-Rate (SER) Estimation with Striking-Time and Multi-Cycle Effects.Ryan H.-M. Huang, Charles H.-P. Wen
2014HPCCFlexible Parallelized Empirical Mode Decomposition in CUDA for Hilbert Huang Transform.Kevin P. Y. Huang, Charles H.-P. Wen, Herming Chiueh
2014ICPPCASTA: CUDA-Accelerated Static Timing Analysis for VLSI Designs.Hunta H.-W. Wang, Louis Y.-Z. Lin, Ryan H.-M. Huang, Charles H.-P. Wen
2013ASPDACSynthesizing multiple scan chains by cost-driven spectral ordering.Louis Y.-Z. Lin, Christina C.-H. Liao, Charles H.-P. Wen
2013CloudComFlow-and-VM Migration for Optimizing Throughput and Energy in SDN-Based Cloud Datacenter.Wei-Chu Lin, Chien-Hui Liao, Kuan-Tsen Kuo, Charles H.-P. Wen
2013DATEProcess-variation-aware Iddq diagnosis for nano-scale CMOS designs - the first step.Chia-Ling Chang, Charles H.-P. Wen, Jayanta Bhadra
2012ASPDACAn intelligent analysis of Iddq data for chip classification in very deep-submicron (VDSM) CMOS technology.Chia-Ling Chang, Chia-Ching Chang, Hui-Ling Chan, Charles H.-P. Wen, Jayanta Bhadra
2012GLOBECOMDGen-Hen Liu, Charles H.-P. Wen, Li-Chun Wang
2010ISCASMonte-Carlo-based statistical soft error rate (SSER) analysis for the deep sub-micron era.Yu-Shin Kuo, Huan-Kai Peng, Charles H.-P. Wen
2009ICCADOn soft error rate analysis of scaled CMOS designs - A statistical perspective.Huan-Kai Peng, Charles H.-P. Wen, Jayanta Bhadra
2009ITCSpeeding up bounded sequential equivalence checking with cross-timeframe state-pair constraints from data learning.Chia-Ling Chang, Charles H.-P. Wen, Jayanta Bhadra
2009ITCPortable simulation/emulation stimulus on an industrial-strength SoC.Francisco Torres, Rohit Srivastava, Javier Ruiz, Charles H.-P. Wen, Mrinal Bose, Jayanta Bhadra
2007ICCADAn incremental learning framework for estimating signal controllability in unit-level verification.Charles H.-P. Wen, Li-C. Wang, Jayanta Bhadra
2006ICCDSimulation-based functional test justification using a decision-digram-based Boolean data miner.Charles H.-P. Wen, Onur Guzey, Li-C. Wang
2005ITCSimulation-based target test generation techniques for improving the robustness of a software-based-self-test methodology.Charles H.-P. Wen, Li-C. Wang, Kwang-Ting Cheng, Wei-Ting Liu, Ji-Jan Chen
2005VTSOn A Software-Based Self-Test Methodology and Its Application.Charles H.-P. Wen, Li-C. Wang, Kwang-Ting Cheng, Kai Yang, Wei-Ting Liu, Ji-Jan Chen