Efficient and accurate gate sizing with piecewise convex delay models.

Hiran Tennakoon, Carl Sechen

Browse the full DAC paper archive.