Novel CMOS RFIC layout generation with concurrent device placement and fixed-length microstrip routing.

Tsun-Ming Tseng, Bing Li, Ching-Feng Yeh, Hsiang-Chieh Jhan, Zuo-Min Tsai, Mark Po-Hung Lin, Ulf Schlichtmann

Browse the full DAC paper archive.