Automatic Generation of Assertions for Formal Verification of PowerPC Microprocessor Arrays Using Symbolic Trajectory Evaluation.

Li-C. Wang, Magdy S. Abadir, Nari Krishnamurthy

Browse the full DAC paper archive.