Skip to content

An Operator-Circuit Co-design Digital SOT-MRAM Computing-in-Memory Accelerator with Double Bit Density and Full-Utilized Bandwidth/Throughput.

Tianshuo Bai, Jingcheng Gu, Lehao Tan, Wente Yi, Haolin Ge, Han Zhang, Zhenyu Xue, He Zhang, Na Lei, Biao Pan

VenueADATE
Year2026
ProceedingsDATE

Browse the full DATE paper archive.