A Power and Performance Model for Network-on-Chip Architectures.

Nilanjan Banerjee, Praveen Vellanki, Karam S. Chatha

Browse the full DATE paper archive.