Logic Design for On-Chip Test Clock Generation - Implementation Details and Impact on Delay Test Quality.

Matthias Beck, Olivier Barondeau, Martin Kaibel, Frank Poehl, Xijiang Lin, Ron Press

Browse the full DATE paper archive.