An novel Methodology for Reducing SoC Test Data Volume on FPGA-based Testers.

Paolo Bernardi, Matteo Sonza Reorda

Browse the full DATE paper archive.