Joint communication scheduling and interconnect synthesis for FPGA-based many-core systems.

Alessandro Cilardo, Edoardo Fusella, Luca Gallo, Antonino Mazzeo

Browse the full DATE paper archive.