Delay Minimization and Technology Mapping of Two-Level Structures and Implementation Using Clock-Delayed Domino Logic.

Jovanka Ciric, Gin Yee, Carl Sechen

Browse the full DATE paper archive.